



DESIGN & IMPLEMENTATION OF EFFICIENT MULTIPLIER USING FIXED WIDTH RPR

¹.Dr. John Paul Pulipati, ²P.Anil Kumar, ³B.Manjula, ⁴P.Venkatapathi,

¹Principal, principal@mrce. in, Malla Reddy College of Engineering

²Assistant Professor, Dept. of ECE, Malla Reddy College of Engineering

³Assistant Professor, Dept. of ECE, Malla Reddy College of Engineering

⁴Assistant Professor, Dept. of ECE, Malla Reddy College of Engineering

Abstract— A reliable low area efficient multiplier is designed in this paper by using algorithmic noise tolerant architecture. The ANT architecture can achieve the demand of low power, high precision and area efficiency. ANT architecture contains a main digital signal processing block along with an error correction block. In error correction block a replica of main DSP block with reduced operands named as RPR block is used for error detection. Here different multipliers are used in main DSP block to check which performs well in ANT Architecture. The multipliers used in this paper are Baugh Wooley multiplier, Wallace Tree multiplier, Row Bypassing multiplier and Bypassing multiplier (Row and Column Bypassing multiplier).

Key words: ANT Architecture, RPR.

I. Introduction

In VLSI lowering the power and area of systems is the main aim. To lower the power dissipation voltage over scaling is in the process because CMOS circuit power is directly proportional to the square of supply voltage. This voltage over scaling leads to the reduction of signal to noise ratio (SNR). In algorithmic noise tolerant architecture voltage over scaling can be used to reduce the power but signal to noise ratio is maintained because of error correction block. Previously full width RPR is used in error correction block but to reduce complexity full width RPR is replaced with fixed width RPR. Using the fixed width RPR

computation error can be occurred. A compensation circuit must be added to the fixed width RPR to reduce the computation error. By taking the use of probability, statistics and partial product weight analysis, an approximate compensation vector is found.

II. ANT Architecture:

There are two blocks present in the ANT architecture. One is main digital signal processing block another one is error correction block. Error correction block contains a reduced precision replica block along with the circuitry which checks the error occurred because of voltage over scaling in main digital signal processing block. The ANT architecture is as shown in fig.1.

Here the output of main block is referred as $y_a[n]$, output of RPR block is referred as $y_r[n]$ and output of error correction block is noted as




Fig1.ANT Architecture

RPR is a replica of main block with reduced

precision operands and have shorter computation delay. Here fixed width RPR is taken instead of full width RPR to avoid infinite growth of bit width. If any soft errors occurred in main DSP block output $y_a[n]$, RPR output $y_r[n]$ is still correct since the critical path delay of replica is smaller than T_{samp} . So $y_r[n]$ is used to detect errors in MDSP output by comparing the difference of $|y_a[n]-y_r[n]|$ against a threshold value Th . If the difference between $y_a[n]$ and $y_r[n]$ is larger than the threshold value Th , the output $\hat{Y}[n]$ is $y_r[n]$ else the output is $y_a[n]$. So $\hat{Y}[n]$ is expressed as

$$\hat{Y}[n] = \begin{cases} y_a[n], & \text{if } |y_a[n]-y_r[n]| \leq Th \\ y_r[n], & \text{if } |y_a[n]-y_r[n]| > Th \end{cases}$$

The threshold value Th is determined as $Th = \max \sum |y_0[n]-y_r[n]|$

Where $y_0[n]$ is referred as error free output signal.

A full width $(n/2)$ bit RPR can be divided into four subsets, which are most significant part (MSP), input correction vector (ICV), minor input correction vector (MICV) and least significant part (LSP). In the fixed width RPR only MSP part is kept and other parts are removed i.e. ICV, MICV, and LSP parts are truncated.

In the consideration of fixed width RPR a disadvantage is also present that there is a truncation error occurred because of the avoidance of ICV, MICV, LSB bits. To reduce the error, compensation circuit can be added to the fixed width RPR. The bits which are having highest weight in the truncated part are added as compensation circuit. Here ICV and MICV parts are used in compensation circuit because of their highest weighing.




Fig 2: ANT Architecture with RPR compensation circuit

III. Baugh Wooley Multiplier

Baugh Wooley multiplier is used in the Main DSP block. Consider two unsigned inputs X and Y which are expressed as

$$X = \sum_{i=0}^{n-1} x_i 2^i \quad Y = \sum_{j=0}^{n-1} y_j 2^j$$

The result of multiplication can be expressed as

$$P_k = \sum_{i=0}^{n-1} \sum_{j=0}^{n-1} x_i y_j 2^{i+j} \quad (1)$$




Fig 3: Baugh Wooley Multiplier in ANT architecture

For higher accuracy the error compensation circuit in the fixed width RPR can be set as shown in fig4.




Fig 4: High accuracy fixed width RPR with compensation circuit constructed by ICV and MICV.

The output of fixed width multiplier P_t can be expressed as

$$P = \sum_{i=0}^{n-1} X = \sum_{i=0}^{n-1} x_i 2^i \quad Y = \sum_{j=0}^{n-1} y_j 2^j$$

Where Error correction EC is expressed as $f(EC)=f(ICV)+f(MICV)$

IV. Row Bypass Multiplier

Generally a conventional full adder has three inputs and two outputs. When the operand bit of multiplier is zero the full adder has disadvantages such as low operational speed and unwanted switching activity. When zero partial products are added, a large number of signal transitions are generated and do not affect the final product. By using Row Bypassing multiplier zero partial products can be bypassed to achieve optimization. A modified full adder is used to achieve this optimization. The modified full adder is as in fig 5.





Fig 5: Structure of Full adder for Row Bypassing multiplier

In the design of n bit Row Bypass multiplier $(n-1) \times (n-1)$ full adders, $2 \times (n-1) \times (n-1)$ multiplexers and $3 \times (n-1) \times (n-1)$ three state gates are presented. A 4 bit Row Bypassing multiplier is as shown in fig 6.

A 12 bit Row Bypass multiplier can be designed and put in ANT architecture in the place of Baugh Wooley multiplier and performance was observed.

Fig 6: Row Bypass multiplier



V. Row and Column Bypassing Multiplier

Row and Column Bypassing multiplier is based

on two dimensional bypassing features. According to this the addition operations in $(i+1)$ th column or j th row can be bypassed if the bit in that corresponding column or row is zero. The addition operation in the $(i+1, j)$ th adder can be bypassed if the product bit $a_i b_j$ is 0 and the carry bit $c_{i,j-1}$ is 0. If the product bit $a_i b_j$ or the carry bit $c_{i,j-1}$ is 1, the addition operation in that corresponding full adder will be executed. It reduces the power more than that of row bypassing multiplier. The circuitry used to build this multiplier is changed as shown in fig 7(a) and 7(b).




Fig 7(a): Half adder in Bypassing based design




Fig 7(b): Full adder in Bypassing based design.




Fig 7(c): Row and Column Bypassing Multiplier

A 4 bit Row & Column bypassing multiplier is

as shown in fig 7(c). A 12 X 12 bit Row & Column Bypassing multiplier is replaced in place of Baugh Wooley multiplier in the ANT architecture to check its performance.

VI. Simulation Results

These are the simulation results of ANT architecture when 12 bit Baugh Wooley multiplier, 12 bit Row Bypass multiplier and 12 bit Row and Column Bypassing multiplier are used




Fig 8: simulation result of ANT architecture when Baugh Wooley multiplier is used.



Fig 9: simulation result of ANT architecture when Row Bypassing multiplier is used.




Fig 10: Simulation result of ANT architecture when Row and Column Bypassing multiplier is used.

VII. Conclusion

In the fixed width RPR based ANT design 12 bit Baugh Wooley multiplier, Row Bypassing multiplier and Row & Column bypassing multipliers are presented to check the area and delay performances.

The area and delay performance of Row & Column Bypassing multiplier is better than that of Baugh Wooley and Row Bypass multipliers.

The delay of Row & Column bypassing multiplier is 10% lower than Baugh Wooley multiplier and 7% less than that of Row Bypass multiplier. The area of Row & Column bypassing is 2% less than that of Baugh Wooley multiplier and 6% less than that of Row Bypass multiplier.

References:

[1] I-chyn Wey, Chien-Chang Peng and Feng-Yu Liao “ Reliable low power multiplier design using fixed width replica redundancy block ” IEEE transactions on very large scale integration systems, vol.23, no.1, January 2015.

[2] B.Shim, S. Sridhara, and N.R.Shanbhag, “Reliable low power digital signal processing via reduced precision redundancy” IEEE Transactions on very large scale integration systems, vol.12, no.5, May 2004.

[3] Optimized Multiplier Using Bypass Technique” The International Journal of Computer Science & Applications, Volume1, no.2 April 2012.

[4] ‘Low cost Low Power Improved Bypassing based Multiplier’ A special issue on Recent Advances in Engineering & Technology 2013(NCRAET-2013).

[5] I.C.Wey and C.C.Wang, “Low error and area efficient fixed width multiplier by using minor input correction vector” in Proc. IEEE Int. Conf. Electron, Inf. Eng, vol.1, Kyoto, Japan, Aug 2010, pp.118-122.

[6] A.G.M.Strollo, N.Petra and D.D.Caro, “Dual tree error compensation for high performance fixed width multipliers” IEEE

Trans. Circuits Syst II, Exp. Briefs, vol.52, no.8, pp 501-507 Aug 2005.

[7] “Area Efficient Low Error Compensation multiplier design using fixed width RPR” International Journal of Engineering and Technology e-ISSN:2395-0056 Volume: 02 Issue: 07 Oct-2015.

[8] “Design of low power fixed width multiplier using row bypassing” Article in IEICE Electronics Express, October 2012.

[9] J.M.Jou, S.R.Kuang and R.D.Chen “Design of low error fixed width multipliers for DSP applications” IEEE Trans, Circuits Syst, vol 46, no.6, pp. 836-842, Jun.1999.

[10]S.S.Kidambi, F.El-Guibaly, and A.Antonou, “Area efficient multipliers for digital signal processing applications” IEEE Trans. Circuits Syst. II, Exp.Briefs, vol.43, no.2, pp.90-95, Feb. 1996.

[11]Y.C.Lim “Signal- precision multiplier with reduced circuit complexity for signal processing applications” IEEE Trans. Comput, vol.41, no.10, pp.1333-1336.

[12]“Reduction of Hardware Complexity and Truncation Error by using Fixed Width Baugh Wooley multiplier” Special Issue of International Journal of Computer Applications (0975-8887) on International Conference on Electronics, Communication and Information Systems (ICECI- 12).